PROMOTE MY BLOG: JUST CLICK BELOW BUTTON

Search Any Paper On This Blog

Wednesday, July 20, 2011

CS302 Solved MCQ's

Q1.
The four outputs of two 4-input multiplexers, connected to form a 16-input multiplexer, are connected together through a 4-input __________ gate
         ► AND
          OR
         ► NAND
         ► XOR
Q2.
Flip flops are also called _____________

       ► Bi-stable dualvibrators
       ► Bi-stable transformer
       Bi-stable multivibrators
       ► Bi-stable singlevibrators

Q3.
___________ is one of the examples of synchronous inputs.
       ► J-K input
       EN input
       ► Preset input (PRE)
       ► Clear Input (CLR)

Q4.
Given the state diagram of an up/down counter, we can find __________


       ► The next state of a given present state
       ► The previous state of a given present state
       Both the next and previous states of a given state
       ► The state diagram shows only the inputs/outputs of a given states

Q5.
At T0 the value stored in a 4-bit left shift was “1”. What will be the value of register after three clock pulses?

       ► 2
       ► 4
       ► 6
       8

Q6.
A 8-bit serial in / parallel out shift register contains the value “8”, _____ clock signal(s) will be required to shift the value completely out of the register.
       1
       ► 2
       ► 4
       ► 8

Q.7
When both the inputs of edge-triggered J-K flop-flop are set to logic zero _________

       ► The flop-flop is triggered
       ► Q=0 and Q’=1
       ► Q=1 and Q’=0
       ► The output of flip-flop remains unchanged


Q.8
The ___RCO_____ of first 74HC163 counter is connected to ___                                                       ENT____ and ___ENP_____ inputs of other 74HC counter to form a single cascaded counter.

 Q9
How many stats does a module 4 counter have?
1
2
4
16

Q10
How will a serial in and out shift register accept data serially
One bit at a time
8 bit
Only after a load plus
Only after being clear

Q11
Te invalid stat of SR latch occur when
S=1, R=0
S=0, R=1
S=1,R=1
S=0,R=0

Q12
To serially shift a byte of data in to  a shift register there must  be

1 clock plus
One load plus
8 clock plus
One clock plus for each in the data

Q13
What is the decimal value of  the terminal count  of 4 bit binary count
10
12
15
16



By : ADEEL ABBAS 
www.allvupastpapers.blogspot.com 
AdeelAbbasbk@gmail.com

No comments:

Post a Comment

PLEASE COMMENT ABOUT YOUR VISIT AND MY SITE

Note: Only a member of this blog may post a comment.