2) For NOR based SR latch, what will be the output for following conditions if initial output is 1 (5 marks)
a. S=0, R=0
b. S=1, R=0
c. S=0, R=1
d. S=1,R=0
e. S=0,R=0
f. S=1,R=0
Q2
How combinational circuit are implemented by NAND gates(2
2. Analyze the following truth table and identify combinational logic circuit depicted by this truth table. Also derive the simplified SOP Boolen Expression for this circuit? (5 Marks
the odd parity detector was given
-- the odd parity detector was given
We say, "Be one as Pakistani Nation and grow up for Pakistan's Future". Wish you all the best. Join www.vuaskari.com,
To post to this group, send email to vuaskari_com@googlegroups.com
Visit these groups:
This (Main) Group:http://groups.google.com/group/vuaskari_com?hl=en?hl=en
MIT/MCS Group: http://groups.google.com/group/vu_askarimit?hl=en?hl=en
HRM Group: http://groups.google.com/group/askari_hrm?hl=en?hl=en
Banking Group: http://groups.google.com/group/askari_banking?hl=en?hl=en
Management: https://groups.google.com/group/vuaskari_mgt?hl=en
Marketing: https://groups.google.com/group/vuaskari_mkt?hl=en
MIS Group: http://groups.google.com/group/askari_mis?hl=en
No comments:
Post a Comment
PLEASE COMMENT ABOUT YOUR VISIT AND MY SITE
Note: Only a member of this blog may post a comment.